Microarchitectural Load Port Data Sampling (MLPDS): Load ports on some microprocessors utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access. A list of impacted products can be found here: https://www.intel.com/content/dam/www/public/us/en/documents/corporate-information/SA00233-microcode-update-guidance_05132019.pdf
Version | Base score | Base severity | Vector |
---|
Hyperlink | Resource Type |
---|
Microarchitectural Load Port Data Sampling (MLPDS): Load ports on some microprocessors utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access. A list of impacted products can be found here: https://www.intel.com/content/dam/www/public/us/en/documents/corporate-information/SA00233-microcode-update-guidance_05132019.pdf
Type | CWE ID | Description |
---|---|---|
text | N/A | Information Disclosure |
Version | Base score | Base severity | Vector |
---|
CAPEC ID | Description |
---|
Event | Date |
---|
Version | Base score | Base severity | Vector |
---|
CAPEC ID | Description |
---|
Event | Date |
---|
Microarchitectural Load Port Data Sampling (MLPDS): Load ports on some microprocessors utilizing speculative execution may allow an authenticated user to potentially enable information disclosure via a side channel with local access. A list of impacted products can be found here: https://www.intel.com/content/dam/www/public/us/en/documents/corporate-information/SA00233-microcode-update-guidance_05132019.pdf
Date Added | Due Date | Vulnerability Name | Required Action |
---|---|---|---|
N/A |
Type | Version | Base score | Base severity | Vector |
---|---|---|---|---|
Primary | 3.0 | 5.6 | MEDIUM | CVSS:3.0/AV:L/AC:H/PR:L/UI:N/S:C/C:H/I:N/A:N |
Primary | 2.0 | 4.7 | MEDIUM | AV:L/AC:M/Au:N/C:C/I:N/A:N |